

Advanced Analog Integrated Circuits


Operational Transconductance Amplifier III

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



Telescopic OTA




• Simple


• Low power ?

$$\alpha = 1 + \frac{V_{DD}^2}{V_{GS}^2}$$


$$\approx 2$$




Output Swing versus Gain



- minimum gain matters! A_{vo}
- $R_o = R_{ou} \parallel R_{op}$



Cascoded Telescopic OTA




+ CMRR, PSRR

+ small power




+ ~ same noise

$$V_{o,max} = 2 \cdot (V_{DD} - V_{t,1,3,5,6,8,10}^*)$$



$$\approx 2 \cdot (V_{DD} - 6V^*)$$




Realizing V_{bias}




Input Capacitance




Neutralization Capacitor Layout



Ref: Z. Deng, Thesis, 12/2011



Improved Swing: Folded Cascode



$\leftarrow I_{SS} ? \quad i_{ov}^2 = 4g_{m1} \Delta I$


$$\left(1 + \frac{g_{m3}}{g_{m1}} + \frac{g_{m6}}{g_{m1}} \right)$$

$$\left(1 + \frac{V_i^*}{V_3^*} + 2 \frac{V_i^*}{V_6^*} \right)$$

$\underbrace{\hspace{10em}}_{\alpha_{cas} \approx 4}$



Folded Cascode Noise



Advanced Analog Integrated Circuits


Slewing

Bernhard E. Boser



University of California, Berkeley

boser@eecs.berkeley.edu



Copyright © 2016 by Bernhard Boser



Differential Pair Transconductance




$V_{id} > V^*$
 $G_m \ll g_{m1}$



Initial Transient


- Differential mode half circuit:




$$V_{xd,step} = V_{id,step} \cdot \frac{C_s}{C_s + C_x + C_L \parallel C_f}$$

? > V^*



Circuit Model During Slewing



$$t_{slew} = \frac{|V_{xd,step} - V^*|}{\beta \cdot SR}$$



Initial Transient



Linear Settling

$$|V_{x,d}| \leq V^*$$

$$\Rightarrow V_{od,lin} = C \cdot V_{id} - V_{od,slow}$$

$$= C \cdot V_{id} - t_{slow} \cdot SR$$

$$\therefore t_{lin} = -\tau_{lin} \cdot \ln \left(\epsilon_d \cdot \frac{C \cdot V_{id}}{V_{od,lin}} \right)$$

~~slow~~ slow settle



Settling Time with Slewing

$$t_s = t_{slew} + t_{lin}$$

$V_{id,step} \cdot \frac{C_s}{C_s + C_x + C_f || C_c}$

$\uparrow - V^*$

$\swarrow U_{x0,step}$

$\beta \cdot SR$



$$- \tau \cdot \ln \left(\epsilon_d \cdot \frac{C V_{id}}{V_{od,lin}} \right)$$

\downarrow



Design Procedure with Slewing

- For circuits with significant slewing (large input compared to V^* , small closed-loop gain c)
 1. Start by assuming a slewing time, e.g. 50% of t_s
 2. Design and verify that linear settling completes within t_{lin} (apply only small steps during simulation to avoid slewing)
 3. Now verify with a full-scale input step and check the actual ratio of t_{slew}/t_{lin}
 4. Iterate until the design and verification match
- Typically you get convergence in a few iterations
- Slewing is power efficient
 - Entire bias current used to charge load
 - But limits maximum speed



Advanced Analog Integrated Circuits


Two Stage OTA

Bernhard E. Boser



University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser





Miller Compensated 2-Stage OTA




Process Insensitive Realization of R_z



$R_z = 1/g_{m5a} = 1/g_{m2a}$
 $M_{2i}, M_{5i}:$
 • Same I_D
 • Same V_{GS}
 • Same W/L
 \Rightarrow Same $g_m!$



Slewing in 2-Stage Miller OTA




$$SR = \frac{I_{tail}}{2C_c}$$

M_{2a} source


enough current to charge C_{ca}, C_{ctot}

M_{4a} must sink
...

Ref: M. Yavari et al, "An accurate analysis of slew rate for two-stage CMOS opamps," TCAS-II, March 2005, pp. 164-7.




Asymmetric Slewing




$$\frac{I_B}{C_{in} + C_c} \gg \frac{I_{tail}}{2C_c}$$

$$\therefore I_B \gg \frac{I_{tail}}{2} \left(1 + \frac{C_{tot}}{C_c} \right)$$



Why is Symmetric Slewing Important?



Advanced Analog Integrated Circuits


OTA Design Flow

Bernhard E. Boser

University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



Divide and Conquer Design Flow

- Determine suitable topology based on specifications, e.g.
 - Single or multi-stage
 - Gain boosting
- Script based design
 - Step 1: small-signal
 - Make reasonable assumptions (output range, L , α etc.)
 - Ignore slewing
 - Step 2: large-signal
 - Compute slewing time (use ideal CMFB, biasing), re-optimize
 - Add CMFB, verify stability and settling
 - At this point your design should meet the settling and dynamic range requirements
 - Add biasing, check static settling accuracy
 - Proceed to layout phase: # fingers for transistors, ...



Remedies (Examples)

* Excessive Noise

Scale

A_{LC}

caps

I_B


W

* τ

C_{DB}, C_{SB}

C_c

* Phase margin



Advanced Analog Integrated Circuits


OTA Examples

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




High Gain




[Bult, JSSC 1992]




Differential Boosters




[Ahmadi, TCAS-II, 2006]




Boosted Boosters



[Chiu, JSSC 2004]




2-Stage OTA with 2 CMFB Loops




[Yang, JSSC 2001]


2-Stage OTA with Ribner Compensation




[Abo, JSSC 1999]




Simpler?




pseudo-differential



[Nauta OTA, Irfansyah, 2014]



Differential & Low Power



Current-starved inverter OTA
(2nd & 3rd integrators)

[Groenen, ISSCC 2016]

